

1 15. The article of claim 14 further storing
2 instructions to enable a processor-based system to schedule
3 a bandwidth allocation.

1 16. The article of claim 12 further storing
2 instructions to enable a processor-based system to set up a
3 periodic timer.

1 17. The article of claim 16 further storing
2 instructions to enable a processor-based system to monitor
3 the processor temperature at periodic intervals.

1 18. The article of claim 11 further storing
2 instructions to enable a processor-based system to detect a
3 high temperature or a low temperature interrupt and read
4 the processor performance state in response to the
5 detection of a high temperature or a low temperature
6 interrupt.

1 19. The article of claim 11 further storing
2 instructions to enable a processor-based system to detect a
3 processor phase locked loop event.

1 20. The article of claim 11 further storing
2 instructions to enable a processor-based system to use
3 hardware controlled throttling.

1 21. A system comprising:
2 a processor;
3 a temperature sensor coupled to said processor;
4 and
5 a storage storing instructions that enable the
6 processor to detect that the processor's frequency has
7 changed in response to processor cooling and generate an
8 interrupt in response to detection of the frequency change.

1 22. The system of claim 21 including a storage
2 storing an operating system, said interrupt being provided
3 to the operating system.

1 23. The system of claim 21 wherein said storage
2 stores instructions that enable the processor to read the
3 performance state of the processor in response to an
4 interrupt.

1 24. The system of claim 21 wherein said processor
2 determines a new performance state.

1 25. The system of claim 24 wherein said storage
2 stores instructions that enable the processor to schedule a
3 bandwidth allocation.

1 26. The system of claim 22 wherein said storage
2 stores instructions that enable the processor to set up a
3 periodic timer.

1 27. The system of claim 26 wherein said storage
2 stores instructions that enable the processor to monitor
3 the processor temperature at periodic intervals.

1 28. The system of claim 21 wherein said storage
2 stores instructions that enable the processor to detect a
3 high temperature or a low temperature interrupt and read
4 the processor performance state in response to the
5 detection of a high temperature or a low temperature
6 interrupt.

1 29. The system of claim 21 wherein said storage
2 stores instructions that enable the processor to detect a
3 processor phase locked loop event.

1 30. The system of claim 21 including hardware
2 controlled throttling.

over
A1